

General Description

FSMOS[®]

$R_{DS(ON)}$, low gate charge, fast switching and excellent avalanche characteristics. The low V_{th} series is specially optimized for synchronous rectification systems with low driving voltage.

Features

- Low $R_{DS(on)}$ & FOM (Figure of Merit)
- Extremely low switching loss
- Excellent reliability and uniformity
- Fast switching and soft recovery



Applications

- PD charger
- Motor driver
- Switching voltage regulator
- DC-DC convertor
- Switched mode power supply


Key Performance Parameters

Parameter	Value	Unit
$V_{DS, min} @ T_{j(max)}$	80	V
$I_D, pulse$	48	A
$R_{DS(ON) max} @ V_{GS}=10V$	8	
Q_g	28.9	nC

Marking Information

Product Name	Package	Marking
SFS08R08BF	SOP8	SFS08R08B

Package & Pin information



Absolute Maximum Ratings at $T_j=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Value	Unit
Drain source voltage	V_{DS}	80	V
Gate source voltage	V_{GS}	± 20	V
Continuous drain current ¹⁾ , $T_C=25\text{ }^\circ\text{C}$	I_D	16	A
Pulsed drain current ²⁾ , $T_C=25\text{ }^\circ\text{C}$	$I_{D,\text{pulse}}$	48	A
Continuous diode forward current ¹⁾ , $T_C=25\text{ }^\circ\text{C}$	I_S	16	A
Diode pulsed current ²⁾ , $T_C=25\text{ }^\circ\text{C}$	$I_{S,\text{Pulse}}$	48	A

Electrical Characteristics Diagrams




Figure 1. Typ. output characteristics




Figure 2. Typ. transfer characteristics




Figure 3. Typ. capacitances




Figure 4. Typ. gate charge




Figure 5. Drain-source breakdown voltage




Figure 6. Drain-source on-state resistance




Figure 7. Threshold voltage




Figure 8. Forward characteristic of body diode




Figure 9. Drain-source on-state resistance



Figure 10. Drain current




Figure 11. Safe operation area $T_c=25^\circ\text{C}$

Test circuits and waveforms




Figure 1. Gate charge test circuit & waveform




Figure 2. Switching time test circuit & waveform




Figure 3. Unclamped inductive switching (UIS) test circuit & waveform





Figure 4. Diode reverse recovery test circuit & waveform

Package Information



Symbol	mm		
	Min	Nom	Max
A	1.35	1.55	1.75
A1	0.10	0.15	0.25
A2	1.25	1.40	1.65
A3	0.50	0.60	0.70
b	0.38	-	0.51
L1	1.04 REF		
L2	0.25 BSC		
b1	0.37	0.42	0.47
c	0.18	-	0.25
c1	0.17	0.20	0.23
D	4.80	4.90	5
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
e	1.17	1.27	1.37
L	0.45	0.60	0.80
R	0.07	-	-
R1	0.07	-	-
h	0.30	0.40	0.50
θ	0	-	

Version 1: SOP8-K package outline dimension

Ordering Information

Package Type	Units/Reel	Reels / Inner Box	Units/Inner Box	Inner Boxes/Carton Box	Units/Carton Box
SOP8-K	2500	2	5000	6	30000

Product Information

Product	Package	Pb Free	RoHS	Halogen Free
SFS08R08BF	SOP8	yes	yes	yes

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Oriental Semiconductor hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.