

## GENERAL DESCRIPTION

The GreenMOS® high voltage MOSFET utilizes charge balance technology to achieve outstanding low on-resistance and lower gate charge. It is engineered to minimize conduction loss, provide superior switching performance and robust avalanche capability.

The GreenMOS® Generic series is optimized for extreme switching performance to minimize switching loss. It is tailored for high power density applications to meet the highest efficiency standards.

## FEATURES

- 
- 
- 



## APPLICATIONS

- 
- 
- 
- 
- 
- 


## KEY PERFORMANCE PARAMETERS

Parameter	Value	Unit
$V_{DS}$ , min @ $T_j(max)$	700	V
$I_D$ , pulse	60	A
$R_{DS(ON)}$ , max @ $V_{GS}=10V$	200	
$Q_g$	24.8	nC

## MARKING INFORMATION

Product Name	Package	Marking
OSG65R200HF	TO247	OSG65R200H

## PACKAGE INFORMATION



**Absolute Maximum Ratings** at  $T_j=25$  unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-source voltage	$V_{DS}$	650	V
Gate-source voltage	$V_{GS}$	$\pm 30$	V
Continuous drain current <sup>1)</sup> , $T_C=25$ °C	$I_D$	20	A
Continuous drain current <sup>1)</sup> , $T_C=100$ °C		12.5	
Pulsed drain current <sup>2)</sup> , $T_C=25$ °C	$I_{D, \text{pulse}}$	60	A
Continuous diode forward current <sup>1)</sup> , $T_C=25$ °C	$I_S$	20	A
Diode pulsed current <sup>2)</sup> , $T_C=25$ °C	$I_{S, \text{pulse}}$	60	A
Power dissipation <sup>3)</sup> , $T_C=25$ °C	$P_D$	151	W
Single pulsed avalanche energy <sup>5)</sup>	$E_{AS}$	600	mJ
MOSFET dv/dt ruggedness, $V_{DS}$	dv/dt	50	V/ns
Reverse diode dv/dt, $V_{DS}$	dv/dt	15	V/ns
Operation and storage temperature	$T_{\text{stg}}, T_j$	-55 to 150	°C

**Thermal Characteristics**

Parameter	Symbol	Value	Unit
Thermal resistance, junction-case	R	0.82	°C/W
Thermal resistance, junction-ambient <sup>4)</sup>	R	62	°C/W

**Electrical Characteristics** at  $T_j=25$  unless otherwise specified

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Drain-source breakdown voltage	$BV_{DSS}$	650			V	$V_{GS}=0$ V, $I_D=250$ uA
		700	774			$V_{GS}=0$ V, $I_D=250$ uA, $T_j=150$ °C
Gate threshold voltage	$V_{GS(\text{th})}$	2.0		4.0	V	$V_{DS}=V_{GS}$ , $I_D=250$ uA
Drain-source on-state resistance	$R_{DS(\text{ON})}$		0.16	0.2		$V_{GS}=10$ V, $I_D=10$ A
			0.42			$V_{GS}=10$ V, $I_D=10$ A, $T_j=150$ °C
Gate-source leakage current	$I_{GSS}$			100	nA	$V_{GS}=30$ V
				-100		$V_{GS}=-30$ V
Drain-source leakage current	$I_{DSS}$			1	A	$V_{DS}=650$ V, $V_{GS}=0$ V

**Dynamic Characteristics**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Input capacitance	C <sub>iss</sub>		1433		pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =50 V, 00 kHz
Output capacitance	C <sub>oss</sub>		92.5		pF	
Reverse transfer capacitance	C <sub>rss</sub>		3.9		pF	
Turn-on delay time	t <sub>d(on)</sub>		40.1		ns	V <sub>GS</sub> =10 V, V <sub>DS</sub> =520 V, R <sub>G</sub> =25 I <sub>D</sub> =20 A
Rise time	t <sub>r</sub>		49.8		ns	
Turn-off delay time	t <sub>d(off)</sub>		57.3		ns	
Fall time	t <sub>f</sub>		63.7		ns	

**Gate Charge Characteristics**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Total gate charge	Q <sub>g</sub>		24.8		nC	V <sub>GS</sub> =10 V, V <sub>DS</sub> =520 V, I <sub>D</sub> =20 A
Gate-source charge	Q <sub>gs</sub>		7.2		nC	
Gate-drain charge	Q <sub>gd</sub>		8.2		nC	
Gate plateau voltage	V <sub>plateau</sub>		5.6		V	

**Body Diode Characteristics**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Diode forward voltage	V <sub>SD</sub>			1.4	V	I <sub>S</sub> =20 A, V <sub>GS</sub> =0 V
Reverse recovery time	t <sub>rr</sub>		380		ns	I <sub>S</sub> =20 A,
Reverse recovery charge	Q <sub>rr</sub>		5.3		—	

### Electrical Characteristics Diagrams




Figure 1. Typ. output characteristics




Figure 2. Typ. transfer characteristics




Figure 3. Typ. capacitances




Figure 4. Typ. gate charge




Figure 5. Drain -source breakdown voltage




Figure 6. Drain -source on -state resistance




Figure 7. Threshold voltage




Figure 8. Forward characteristic of body diode




Figure 9. Drain -source on -state resistance




Figure 10. Drain current




Figure 11 . Safe operation area  $T_c=25$


**Test circuits and waveforms**


Figure 1. Gate charge test circuit &amp; waveform




Figure 2. Switching time test circuit &amp; waveforms




Figure 3. Unclamped inductive switching (UIS) test circuit &amp; waveforms





Figure 4. Diode reverse recovery test circuit &amp; waveforms

### Package Information



Symbol	mm		
	Min	Nom	Max
A	4.90	5.00	5.10
A1	2.31	2.41	2.51
A2	1.90	2.00	2.10
a	0.00	-	0.15
a'	0.00	-	0.15
b	1.16	-	1.26
b2	1.96	-	2.06
b4	2.96	-	3.06
b6	-	-	2.25
b7	-	-	3.25
c	0.59	-	0.66
c1	0.58	0.60	0.62
D	20.90	21.00	21.10
D1	16.25	16.55	16.85
D2	1.05	1.17	1.35
E	15.70	15.80	15.90
E1	13.10	13.30	13.50
E2	4.40	4.50	4.60
E3	1.50	1.60	1.70
e	5.436 BSC		
L	19.80	19.92	20.10
L1	-	-	4.30
M	0.35	-	0.95
P	3.40	3.50	3.60
P1	7.00	-	7.40
P2	2.40	2.5	2.6
Q	5.60	-	6.0
S	6.05	6.15	6.25
T	9.8	-	10.20
U	6.00	-	6.40

Version1: TO247-J package outline dimension

Package Information

Symbol	mm
--------	----

